We introduce Pi-regulation, a new definition of traffic regulation which extends both the arrival curves of network calculus and Chang's max-plus g-regulation, and also includes new types of regulation, such as packet rate limitations. We provide a new exact equivalence between min-plus and maxplus formulations of traffic regulation. We show the existence and a max-plus representation of per-flow minimal regulators, which extends the concepts of packetized greedy shapers and minimal g-regulators. We show that any minimal regulator, placed after any arbitrary system that is FIFO for the flow of interest, does not increase the worst-case delay of the flow. We extend the theory to interleaved regulation and introduce the concept of minimal interleaved regulator. It generalizes the urgency-based shaper that was recently proposed by Specht and Samii as a simpler alternative to per-flow regulators in deterministic networks with aggregate scheduling. With this regulator, packets of multiple flows are processed in one FIFO queue and only the packet at the head of the queue is examined against the regulation constraints of its flow. We show that any minimal interleaved regulator, placed after any arbitrary FIFO system does not increase the worst-case delay of the combination.
combine the network calculus building blocks of min-plus network calculus in various ways, leading to better bounds by using the Pay Multiplexing Only Once property [8] or the Aggregate Arrival Bounding technique [9] . However, none of these combinations seem to dominate the others and every case requires some tailored analysis [10] . These techniques are available in several software tools [11] , [12] .
A radical alternative is to avoid cascades of increased burstiness by re-shaping every flow at every hop [13] . This was used in tools that perform industry-floor automatisation by using network calculus [14] . However, this typically requires per-flow queuing at every hop, which defeats the purpose of FIFO networks.
Specht and Samii introduced in [15] a simpler alternative, under the name "Urgency Based Scheduler" (UBS). With a UBS, the packet at the head of the queue is examined against the regulation constraints of its flow; it is released at the earliest time at which this is possible without violating the constraints. Packets that are not at the head of the queue are not examined until they reach the head of the queue. The regulation constraints are either the "Length Rate Quotient" (LRQ) rule, or a leaky bucket constraint (we explain the details in Section III). The motivation is to avoid per-flow queuing, which is perceived as expensive, while keeping per-flow state, which is inexpensive. Similar ideas are used in the context of best-effort traffic in [16] . Specht and Samii [15] compute a bound on the packet delay for a network of priority queues with constant rate servers and UBS. They use a trajectory analysis. More precisely, end-to-end latency bounds are obtained by examining, for each flow, a sequence of past dequeuing events, and assuming that there are periods of times in the past where queues were empty. The analysis is ad-hoc, and does not separate between the service process and the effect of the UBS. It is very complex and is extremely difficult to validate. Nonetheless, it is quite remarkable, and somewhat unexpected, that Specht and Samii find explicit latency bounds, in spite of the interleaving of flows in the UBS. Also they find, by inspection of formulas, that UBS does not increase the delay bound that they obtain for the priority scheduler. The goal of this paper is to provide a theory that (1) can be used to explain and formally prove these results, (2) isolates the effect of the UBS and of the specific assumptions on the rest of the network, (3) applies to general FIFO systems instead of priority queues, and (4) separates what is specific to leaky bucket and LRQ and what is a consequence of minimal regulation in general.
To this end, we introduce the concept of "Minimal Interleaved Regulator", which extends the concept of UBS to a very large class of regulation rules. Like the UBS, a minimal interleaved regulator examines only the packet at the head of the queue; it possibly delays this packet but also, due to FIFO, all following packets, which typically belong to other flows. However, we show that, when a minimal interleaved regulator is placed after an arbitrary FIFO system, the worst-case delay of the combination is the same as without the interleaved regulator. This "shaping-for-free" property is well-known with per-flow shapers and per-flow service curve elements [17] ; as we show later, it also holds with general per-flow minimal regulators and arbitrary FIFO systems settings, and surprisingly, it continues to hold with minimal interleaved regulators.
UBS assumes that flows are regulated either using LRQ or a leaky bucket constraint. Now the former is an instance of Chang's g-regulator [18] , which uses max-plus algebra (see Section III-B), whereas the latter is an instance of an arrival curve constraint, which uses min-plus algebra (see Section III-C). It is known that a g-regulation constraint is not equivalent to an arrival curve constraint [19] . In contrast, Liebeherr [20] shows that there is an isomorphism between the min-plus and max-plus representations of regulation constraints, and of the associated regulators (called "shapers"). Therefore the non-equivalence between Chang's g-regulation and arrival curve constraints is not explained by the choice a max-plus or min-plus algebra. Indeed, the difference is whether traffic constraints are expressed at an arbitrary packet arrival time (as with Chang's g-regulation constraint) or at an arbitrary point in time or space (as with arrival curves or the equivalent max-plus envelope of Liebeherr). In Theorem 1 we give a new result which formulates arrival curve constraints by means of packet arrival times, and thus clarifies the relation between these viewpoints.
This motivates the definition of a new formalism for regulators that encompasses both g-regulation constraints and arrival curves. More precisely, we introduce in Section III the concept of "Pi-regularity" and in Section IV of "minimal Π−regulator", adapted to the context of FIFO systems. We show that these concepts contain as special cases the classical greedy shaper of network calculus [21] as well as Chang's "minimal regulator" [18] . We show that it also contains other regulators, which cannot be expressed in these classical frameworks, such as the TSN packet rate regulator. We show that any per-flow minimal regulator does not increase the worst-case latency of any system that is FIFO per flow. We also provide a simple, intuitive proof for this result.
In Section V we introduce and analyze interleaved regulators, show their existence and derive in an intuitive and simple way our main result on the maximum latency induced by minimal interleaved regulators. Section II describes the notation and provides some background results. Proofs of lemmas and theorems are in appendix, except for the proofs of the theorems on worst-case latency, which have an independent interest, and are given in the main text.
II. NOTATION AND GENERAL PRE-REQUISITES

A. Packet Sequences and FIFO Systems
We use a notation similar to Chang's marked point process notation in [18] . We consider an arbitrary FIFO system that has packet sequences as input and output. In some cases the input and output packet sequences belong to one single flow, but in general we are interested in packet sequences where packets may belong to different flows.
• The summation of an empty set is 0. • 1 {C} is equal to 1 when the condition C is true and is equal to 0 otherwise. • I {C} is equal to 1 when the condition C is true and is equal to +∞ otherwise. • For x ∈ R, x is the ceiling of x, namely the smallest integer ≥ x; x is the floor of x, namely the largest integer ≤ x. A general packet sequence is a triple such as (A, L, F ) where:
1) The first element A is the sequence of packet dates, i.e. the time instants A = (A 1 , A 2 , ...) at which the packets are observed. We assume that packet numbering follows chronological order; simultaneous packet observation times in the same sequence are possible. Thus we require that A ∈ F inc . Depending on the context, we may denote the sequence of packet dates with A (for arrivals) or D (for departures) etc. 2) The second element is a sequence of packet lengths L = (L 1 , L 2 , ...) with L ∈ G. Packet lengths are counted in some arbitrary data unit, typically in bytes or words of a fixed number of bytes.
3) The third element is a sequence of flow numbers F = (F 1 , F 2 , ...) with F n ∈ N + , and n ∈ N + . In other words, F n = f means that packet n belongs to flow f . To avoid cumbersome notation, we assume without loss of generality that the set of flow numbers is finite and that the subsequence of packets of flow f is infinite, for every f . With this notation, we can express a FIFO system as a system that maps a given input packet sequence (A, L, F ) to an output packet sequence (D, L, F ) such that A ≤ D. Observe that our definition of packet sequences allows simultaneous packet arrivals; inside a packet sequence, different packets with identical dates must be numbered differently, i.e., we assume that there is a tie-breaking rule for ordering packets. Our definition of FIFO system requires that such a numbering is preserved.
When a packet sequence is for a single flow, we simply describe it as a couple such as (A, L). A system S is FIFO for a flow with input sequence (A, L) if the output packet sequence for this flow is (D, L) for some D ∈ F inc such that A ≤ D.
B. Notation for Flows Inside a Packet Sequence
In Section V we need some specific notation for flows inside a packet sequence. Given a sequence F of flow numbers, we define I() as the function that returns the index of packet n in its flow. In other words:
We also define the function ind() such that ind(f, i) is the index in the packet sequence of the i th packet of flow f ; in other words:
Note that the functions I() and ind() depend on the packet sequence F but we leave out the dependency on F for the sake of simplicity in notation.
When a flow f is present in a packet sequence (A, L, F ) we define A f [resp. L f ] as the subsequence extracted from A [resp. L] by keeping only the packet dates [resp. lengths] corresponding to a packet of flow f , namely
For example, assume the sequence of flow numbers is F = (3, 4, 1, 2, 1, 3...), i.e. the first packet belongs to flow 3 (F 1 = 3), the second to flow 4 (F 2 = 4), etc. Packets 3 and 5 belong to flow 1, packet 5 is the second packet of flow 1 so ind(1, 2) = 5, I(5) = 2, A 1 = (A 3 , A 5 , ...) and
C. Pseudo-Inverses
Let f () be a wide-sense increasing function
be its lower pseudo-inverse, defined by [18] and [20] 
The lower pseudo-inverse is the same as the pseudo-inverse in [21] . Similarly, let f ↑ () : R + → [0, ∞] be its upper pseudoinverse, defined by [18] and [20] f ↑ (x) = sup {s ≥ 0 such that f (s) ≤ x} (6) = inf {s ≥ 0 such that f (s) > x} (7) Note that f ↓ (0) = 0. Furthermore [21, Th. 3.1.2]:
and
but the converse may not hold. However, we have:
It is known [22, Th. (4.2.1)] that f () is not necessarily continuous but (1) its set of discontinuities is countable and (2) f () has a limit to the right and to the left at every point. We denote with f + () the right-limit of f (), defined for t ∈ R + by f + (t) = lim s→t,s>t f (s) = inf s>t f (s). Note that f + () is right-continuous and whenever 0 ≤ s < t:
Similarly, we denote with f − () the left-limit of f (),
Last, we will use the following results, which are true for any wide-sense increasing function f () :
Proofs of the lemmas are in appendix.
III. PI-REGULARITY
In this section and the next section we are interested in regulation of a single flow. We start by introducing a new concept, "Pi-regularity", which extends both arrival curve constraints and Chang's g-regularity. This concept will prove to be essential in analyzing interleaved regulators in Section V.
A. Definition of Pi-Regularity
Our new definition of regularity uses an operator, say Π, which must satisfy the following conditions. C1 Π is a mapping F inc × G → F, i.e. Π takes as argument a single-flow packet sequence (A, L) and transforms it into a sequence of time instants. The output sequence is in F , i.e. is not necessarily monotonic. C2
Π is causal, in the following sense: if Π(A, L) = A then the value of A n may depend on A 1 , ...A n−1 and L 1 , ..., L n but not on A m for m ≥ n nor on L m for m ≥ n + 1.
C3
Π is homogeneous with respect to A: Π(A + h, L) = Π(A, L) + h for any constant h ∈ R and any sequences A ∈ F inc , L ∈ G. C4
Π is isotone with respect to A: whenever A, A ∈ F inc are such that A ≤ A then also Π(A, L) ≤ Π(A , L) for any sequence L ∈ G. Observe that the causality condition C2 is a little unusual, as it does not allow A n to depend on A n . This is required for the theory to work; in particular, if we would allow A n to depend on A n , the max-plus representations of the minimal regulators in Eq.(44) and Eq.(49) would be circular and would not be useful.
Note that if an operator Π is causal and homogeneous with respect to A then necessarily Π(A, L) 1 = −∞ for any input (A, L). This can be derived by observing first that Π(A, L) 1 is independent of A by causality and therefore has the form c(L) ∈ [−∞, ∞). Second, by homogeneity Π(A + h, L) = Π(A, L) + h for any real number h so c(L) = c(L) + h for any h, which is possible only if c(L) = −∞.
In the next three subsections we give several examples of such operators. They all have the form
for some appropriate choice of the array H m,n (L) (with H m,n (L) ∈ [−∞, ∞) for m < n ∈ N + , L ∈ G and such that H m,n does not depend on L j for j ≥ n + 1). An operator defined by an equation of the form Eq.(12) is a max-pluslinear operator and clearly satisfies C1-C4. Note that here the identity Π(A) 1 = −∞ follows from the fact that the max in Eq. (12) is −∞ when the set of indices is empty. Definition 1 (Pi-Regularity): Given some operator Π that satisfies C1-C4, we say that a single-flow packet sequence
We next give some examples and show how this definition extends existing frameworks.
B. Chang's g-Regularity
Given some wide-sense increasing function (or sequence) g() : N → R + such that g(0) = 0, Chang and Lin [18] defines a single-flow packet sequence (A, L) as g-regular if and only if for all m, n ∈ N + such that m < n we have
It is immediate to see that g-regularity is a special case of Pi-regularity with the operator Π given by
In the case where g(x) = x/r for some r, g-regularity is called the "Length Rate Quotient" (LRQ) constraint with rate r in [15] . Any flow that is observed on a physical communication link of rate r satisfies the LRQ(r) constraint. Because in this case g is linear, it can easily be seen that, for the LRQ(r) regulation constraint, Eq.(13) is equivalent to the simpler condition
for all n ∈ N + , n ≥ 2. Therefore, LRQ(r) regularity is an instance of Pi-regularity with the operator Π LRQ(r) given by
C. Arrival Curve Constraint
This is a classical network calculus constraint, originally expressed with min-plus algebra. It uses some wide-sense increasing function σ() : R + → R + , called "arrival curve" or "min-plus traffic envelope"; it can always be assumed without loss of generality that σ is sub-additive and σ(0) = 0 (but we don't need such an assumption in the following theorems). The celebrated leaky bucket constraint LB(r, b) [23] corresponds to σ(t) = rt + b for t > 0 and σ(0) = 0, where r is the leaky bucket rate and b the burstiness. The arrival curve constraint is expressed in terms of the cumulative arrival function R(t), defined for t ≥ 0, and which can be derived from the single-flow packet sequence (A, L) by
where the indicator function 1 {An<t} has the value 1 when the condition {A n < t} is true and 0 otherwise. In this context, we assume that time is nonnegative and in particular A n ≥ 0.
The arrival curve constraint requires that
Liebeherr shows in [20] that the arrival curve constraint can be expressed in max-plus algebra. To this end, he introduces the arrival time function T () = R ↑ (), which is equal to the upper pseudo-inverse of cumulative arrival function R(), and is also given by
where the indicator function I {L1+...+An>x} has the value 1 when the condition {A n < t} is true and +∞ otherwise. Note that R() can be recovered from T () since R() = T ↓ ().
Liebeherr shows that the arrival curve constraint Eq.(18) is equivalent to the condition
with λ() = σ ↑ (). In other words, the upper pseudo-inverse σ ↑ () is a max-plus traffic envelope of T () if and only if σ() is an arrival curve, or min-plus traffic envelope, of R(). If we enforce that σ() be left continuous, then σ() is the lower pseudo-inverse of σ ↑ () and thus there is exact equivalence between min-plus and max-plus traffic envelopes.
To make the link between arrival curve constraints and Pi-regularity, we need to go one step further and understand the relation between traffic constraints expressed at an arbitrary point in time (or space, as in Eq. (18) and Eq. (20) ) and constraints that are expressed at packet arrival times. This is provided by the following theorem.
Theorem 1: [Formulation of Arrival Curve Constraint by Means of Packet Arrival Times] Consider a single-flow packet sequence (A, L) and the associated cumulative arrival function R() given by Eq. (17) . Let σ() be some wide-sense increasing function, σ + () its right-limit and σ ↓ () the lower pseudoinverse of σ() (and hence, by Lemma 2 also of σ + ()).
The following three conditions are equivalent:
1) The arrival curve constraint in Eq.(18) is satisfied;
2) For any m, n with 1 ≤ m ≤ n:
3) For any m, n with 1 ≤ m ≤ n:
The proof is in appendix. We give above a version of the theorem using the arrival curve σ(). An equivalent formulation can be given, assuming that we are given not the arrival curve σ() but the max-plus traffic envelope λ(). Then define σ = λ ↓ so that Eq.(18) is equivalent to Eq. (20) . Using Lemma 3 we
and Eq. (22) is equivalent to
which shows the duality between min-plus and max-plus representations. Theorem 1 shows that an arrival curve constraint, which is originally defined by using cumulative arrival functions, can also be expressed exactly by using packet arrival times. Thus, it establishes an exact equivalence between a min-plus oriented representation, and another max-plus oriented representation.
An important outcome is that the condition in Eq. (22) or Eq.(24) has the form in Eq. (12) ; this shows that an arrival curve constraint is a special form of Pi-regularity. The operator Π that corresponds to an arrival curve σ() is given by
The theorem also sheds some light on the difference between arrival curve constraints and Chang's g-regularity.
Notice that the arrival curve constraint in Eq.(18) implies the condition
for any m ≤ n ∈ N + . This can be derived from a direct application of Eq.(18) to s = A m , t = A n . However, it can easily be seen that the converse is not true, i.e. this last condition is not equivalent to the arrival curve constraint -compare to Eq. (21) . Observe now that the definition of g-regularity involves only equations such as Eq. (26) . In particular, it does not involve the length L n of the current packet, which explains why it cannot be equivalent to arrival curve constraints and why published relations between the two involve a bound with a term in L max , the maximum packet size of the flow.
In the rest of this subsection we apply the above theorem to two classic arrival curve constraints.
1) Leaky Bucket Constraints:
For the single leaky bucket constraint LB(r, b), we can take σ(t) = rt+b for some positive r and b, so that σ (27) and the Pi-regularity condition can be expressed by
Note that A n ≥ A m is always true by construction for any 1 ≤ m ≤ n − 1. Therefore, the constraint in the previous equation is equivalent to
The operator Π LB(r,b) that corresponds to the leaky bucket constraint LB(r, b) is therefore given by
and is used to express the constraint that at most b data units can be observed over any window of fixed duration τ [21] .
Here σ() is left-continuous and straightforward computations give:
The operator Π SC(τ,b) that corresponds to the staircase arrival curve SC(τ, b) is therefore given by
D. Limits on Packet Rate
Packet rate limitations are used to put limits on the processing demand in networking boxes. For example, the IEEE TSN working group specifies a limit, say K ∈ N + on the number of packets sent by a flow over a specified duration, say τ ≥ 0. If all packets are of the same size, say , this is the same as a staircase arrival curve constraint SC(τ, b) with b = K. By Theorem 1 and Eq.(33), in this specific cases such a packet rate constraint is equivalent to
If packets are not all of the same size, this cannot be specified exactly as an arrival curve constraint nor as a g-regulation constraint. However, it is still expressed by the constraint in Eq.(36). Therefore, this "TSN packet rate regulation" is an instance of Pi-regularity, with the operator Π T SN(τ,K) defined by
Other forms of packet rate limitations can be defined. For example, a packet spacing constraint PS(τ ) can be defined by
where τ ≥ 0 is the spacing interval. Note the analogy with an LRQ regulation constraint. This regulation constraint, is obviously an instance of Pi-regularity, with the operator Π P S(τ ) given by
Last, similar to leaky bucket constraints, we can define a packet rate constraint by allowing a packet rate limit ρ with some packet burstiness constraint K. In other words, the "packet burstiness" constraint PB(ρ, K) specifies that the number of packets observed over an interval of duration t must be upper bounded by ρt+K. A benefit of this formulation is its superposition property, i.e. if every flow f in a set S of flows is PB(ρ f , K f ) constrained, then the superposition is PB(ρ, K) constrained, with ρ = f ∈S ρ f and K = f ∈S K f . This follows immediately from the definition.
Similarly to Eq.(29), the PB(ρ, K) constraint can be expressed by the condition
Jiang [24] says that a flow is (λ, ν) constrained if for all m < n
It is straightforward to see that this is equivalent to Eq.(40) with λ = ρ and ν = K − 1, in other words, Jiang's (λ, ν) constraint is the same as the PB(λ, ν + 1) constraint.
It follows from Eq.(40) that the packet burstiness constraint (hence also the (λ, ν) constraint) is an instance of Pi-regularity, with the operator Π P B(ρ,K) given by
Obviously, all of the constraints defined in this section can neither be expressed with arrival curves nor with g-regularity.
E. Combination of Regulation Constraints
Pi-regulation constraints can easily be combined, by taking the maximum of the operators. Indeed, it immediately follows from Definition 1 that a flow (A, L) is both Π 1 and Π 2 -regular if and only if it is Π-regular, with Π being the maximum of Π 1 and Π 2 , defined by
for all n ∈ N + . It is straightforward to verify that if Π 1 and Π 2 both satisfy C1-C4, then so does Π.
IV. PER-FLOW Π−REGULATOR
After defining Pi-regularity we can now define a per-flow "Π-regulator" as a FIFO system that may delay some or all of the packets of a flow in order to make sure that the resulting output is Π-regular, for some operator Π. A minimal Π-regulator is one that outputs the packets of the flow as early as possible. Its existence is shown next.
A. Minimal Per-Flow Π−Regulator
Theorem 2: Consider a single-flow packet sequence (A, L) and let Π be an operator that satisfies C1-C4. The "minimal Π regulator" is defined as the FIFO system that transforms the input packet sequence (A, L) into the output packet sequence (D, L) such that D 1 = A 1 and
1) The system defined in this way is a Π-regulator for this flow. 2) (Minimality:) For any other Π-regulator that transforms
The proof is in appendix. Note that the definition in Eq.(44) may appear to be circular, but it is not. This is because Π is assumed to be causal as in condition C2, which implies that Π(D, L) n depends only on D 1 , ..., D n−1 . Therefore, the output sequence D is well defined by the initial condition D 1 = A 1 and Eq.(44).
To each of the regulators described in the previous section is thus associated a corresponding minimal per-flow regulator, whose input-output equation is given by Eq.(44). Sometimes this equation can be simplified by removing redundant terms in the maximum operation or in the expansion of Π(D, L) n ; for example, for the packet spacing constraint PS(τ ), Eq. (44) becomes D n = A n ∨ D n−1 ∨ (D n−1 + τ ), which, because τ ≥ 0, can be written more simply as
We next show that Chang's minimal regulator and the classic packetized greedy shaper [25] are all special cases of minimal per-flow Π-regulators.
B. Chang's Minimal Regulator, LRQ(r)-Regulator
Chang's minimal g-regulator is the minimal FIFO system that delivers an output that is g-regular [18] . We have seen in Section III-B that g-regularity is equivalent to Pi-regularity, with Π given by Eq. (14) . Therefore, the minimal g-regulator is the minimal Π-regulator with Π given by Eq. (14) .
In particular for the minimal LRQ(r)-regulator, a simpler formulation of the operator Π is given by Eq. (16), from where we derive the input-output equations D n = max A n , D n−1 , D n−1 + Ln−1 r . Observe that Ln−1 r ≥ 0 so the term D n−1 can be removed from the max. The input-output equations of the minimal LRQ(r)-regulator are thus D 1 = A 1 and for n ≥ 2:
C. Packetized Greedy Shaper
Given some arrival curve σ(), a packetized shaper is a system that delivers an output that is packetized and satisfies the arrival curve constraint σ(). Among all packetized shapers, the packetized greedy shaper is the one that delivers its output as early as possible [25] . The input and output of a packetized shaper are cumulative arrival functions such as R() in Eq. (17) . Given a sequence of packet lengths L and for inputs and outputs that are packetized, there is a one-to-one mapping between the R() function and the sequence of packet arrival times. Furthermore, by Theorem 1, an arrival curve constraint is a form of Pi-regularity, with Π given by Eq. (25) . It is then straightforward to see that a packetized greedy shaper for the arrival curve σ() is the same as the minimal Π-regulator with Π given by Eq. (25) .
In the special case of a single leaky bucket constraint LB(r, b), the packetized greedy shaper is called the leaky bucket shaper. Here the Π operator can take the simpler form in Eq.(30). The input-output equations of the leaky bucket shaper LB(r, b) are thus D 1 = A 1 and for n ≥ 2:
The relation above is the max-plus equation of a leaky bucket shaper. It is not the best formula for a practical implementation (see [25] for a discussion of the different implementations of leaky bucket shapers and their combinations) but it can be used to derive formal properties of such shapers, as we do in Section V. 
D. Minimal Per-Flow Regulator Does Not Increase Worst-Case Delay
Regulators are used as a means to avoid burstiness cascades. However, they also add some delay, which needs to be accounted for, when computing end-to-end delay bounds. We show next a "reshaping-for-free" property, which is reminiscent of a similar property of networks that use per-flow queuing [17] .
More precisely, assume that a flow (A, L) is fed into a system that is FIFO for this flow (Figure 1 ). This system can be for example a localized system such as a queuing point inside a switch, router or end-system, which handles multiple flows and respects the order of packets for this flow; or it can be an entire network path that is FIFO for this flow. Assume that, at the input, the flow is Π-regular. This property is, generally, lost by the output flow (D, L). Assume that we place a minimal regulator for this flow, just after the output, in order to re-create the regularity that was lost by traversing the FIFO node and let (E, L) be the reshaped flow, i.e., the output sequence of the minimal regulator. The following theorem establishes that the minimal regulator does not add anything to the worst-case delay of the FIFO system.
Theorem 3: Assume one Π-regular flow is input to a system S that is FIFO for this flow. Assume that the operator Π satisfies conditions C1-C4. The output flow is fed to a minimal regulator with same operator Π. The worst-case delay experienced by this flow through the combination is the same as the worst-case delay experienced through system S alone.
In other words, with the notation above:
The proof is illuminating and is given next. It shows that the theorem immediately derives from the minimality of the regulator.
Proof: Let d be the worst-case delay for this flow at system S. If d = +∞ the conclusion is trivially true, thus we can assume that d is finite.
Replace the minimal Π-regulator with a damper with parameter d [26] , as in Figure 2 . The damper, with parameter d, is a (theoretical) device that knows the time of arrival A n for every packet n and delivers it at time A n + d. The damper input is the flow (D, L) therefore the damper is a system that is FIFO for this flow, as defined in Section II-A, if D n ≤ A n + d, which holds because d is an upper bound to the delay of this flow through S. The output of the damper is (d + A, L); by property C3, it is also Π-regular. Therefore, the damper is a Π-regulator for this flow. By definition of the minimal Π-regulator, it follows that E n ≤ A n + d. Theorem 3 extends of a well-known result concerning packetized greedy shapers, which states that re-shaping does not increase the delay bound provided by service curve elements. Here, our result is more general as it applies to any minimal regulator, not just to packetized greedy shapers.
V. INTERLEAVED REGULATOR
In this section we consider a packet sequence (A, L, F ) of several multiplexed flows. Recall here that L n is the length of the n th packet, which belongs to flow F n . Assume that for every flow f we have a regulation constraint, with operator Π f for flow f . The regulation operators Π f may be of any kind, as long as they satisfy the conditions C1-C4. For example, the regulation operator may be of the LRQ type, leaky bucket or packet rate limit, or any combination of these operators. Furthermore, the regulation operators of different flows need not be of the same type. Recall that saying that In this context we define an "interleaved regulator" as a system that is FIFO and may delay some or all of the packets of the input sequence so that every flow f inside the output sequence is Π f -regular. Note that the FIFO condition imposes that a packet of a flow may not be delivered before a packet of some other flow that arrived before it. Formally, given a collection of regulation operators Π f that satisfy C1-C4, with one operator per flow, an interleaved regulator is a FIFO system that transforms an input sequence (A, L, F ) into an output sequence (D,
A. Minimal Interleaved Regulator
The following results establishes the existence of a minimal interleaved regulator, i.e. one that delays the packets as little as possible.
Theorem 4: Consider a packet sequence (A, L, F ) with, for every flow f , one regulation operator Π f that satisfies C1-C4. The "minimal interleaved regulator" is defined as the FIFO system that transforms the input packet sequence (A, L, F ) into the output packet sequence (D, L, F ) defined by D 1 = A 1 and
Recall that, in the above formula, I(n) is the index of packet n in its flow (namely in flow f = F n ). 1) The system defined in this way is an interleaved regulator for this packet sequence. 2) (Minimality:) For any other interleaved regulator that transforms (A, L, F ) into say (D , L, F ) we have D n ≥ D n for all n ∈ N + .
3) Every flow f in (A, L, F ) is Π f -regular if and only if D = A. The proof is in appendix. Eq.(49) is the input-output characterization of the minimal interleaved regulator. It has an important consequence: it shows that the minimal interleaved regulator can be implemented as a "head of the line" system, as in [15] . More precisely, a possible implementation of the minimal interleaved regulator is as follows.
• Packets of the multi-flow sequence are queued in FIFO order; • The packet at the head of the queue is examined against the regulation constraints of its flow; it is released at the earliest time where this is possible without violating the constraints; • Packets that are not at the head of the queue are not examined until they reach the head of the queue. The Urgency Based Scheduler of Specht and Samii in [15] is an instance of minimal interleaved regulator, which corresponds to the case where the regulation operator Π f is either of the form Π LRQ(r f ) as in Eq. (16) 
Since the minimal interleaved regulator uses a FIFO queue, there is no need for per-flow queuing. Note that there is perflow state, but on one hand, this per-fow state can be very simple (a single number) for simple regulation rules such as leaky bucket, LRQ, packet spacing or packet burstiness; on the other hand, per-flow state is typically present in switches and routers for packet forwarding and the per-flow state of the interleaved regulator can be placed there. In contrast, implementing one queue per flow as would be required by per-flow regulators has considerably larger complexity.
It follows from the structure of the minimal interleaved regulator that, when the packet at the head of the queue is not eligible for delivery, all packets behind it are delayed. Therefore a packet may be delayed either because it is too early with respect to the regulation imposed to its flow, or because a packet of some other flow at the head of the queue is being delayed.
B. Minimal Interleaved Regulator Does Not Increase Worst-Case Delay
As discussed in the introduction, interleaved regulators are used in networks that handle multiple flows in the same queue, as a means to avoid burstiness cascades. However, they also add some delay, which needs to be accounted for, when computing end-to-end delay bounds. However, they enjoy the same property as their per-flow counterparts, which is also a consequence of their minimality.
More precisely, assume that a packet sequence (A, L, F ) is fed into a FIFO system (Figure 3 ). The following theorem establishes that the minimal interleaved regulator does not add anything to the worst-case delay of the FIFO system. Theorem 5: Assume that a packet sequence (A, L, F ) is fed into a FIFO system S. Assume that every input flow f is Π f regular and that the operators Π f satisfy conditions C1-C4. The output packet sequence (D, L, F ) is fed into a minimal interleaved regulator with operator Π f for flow f ; its output is the packet sequence (E, L, F ). The worst-case delay of the combination is the same as the worst-case delay of the FIFO system S alone. In other words:
Proof: The proof mimicks the proof of Theorem 3, and consists in comparing the minimal interleaved regulator with a damper with parameter equal to the worst-case delay of system S over all flows.
C. Comparison With Per-Flow Minimal Regulation
Concerning the effect on worst-case delay, we can compare the minimal interleaved regulator with a bank of per-flow minimal regulators, as in Figure 4 .
Assume the same setting as in Theorem 5, with the difference that every flow is submitted to its own minimal regulator, with one regulator queue per flow. Let E be the sequence of output times for the bank of per-flow regulators. The bank of per-flow regulators is not globally FIFO, since the headof-the-line blocking of the minimal interleaved regulator does not happen here, i.e. the sequence E is not necessarily widesense increasing. For every flow f , let d f be its worst-case delay at system S. We can apply Theorem 3 to every flow f in this configuration and obtain that
Compare with Theorem 5, with which there is a subtle difference. Indeed, Theorem 5 states that the worst-case delay d = max f d f across all flows at system S is not increased by the downstream minimal interleaved regulator. In some cases, the worst-case delay d f at system S for some flow f may be less than for other flows flows, and thus d f < d for some flows f . A typical case is when different flows have different maximum packet lengths and when the delay at S includes a transmission delay proportional to packet length. Another case is when different flows require different processing delays. In such cases, the delay bound of Theorem 5 gives
which is weaker than the delay bound in Eq.(51) obtained with per-flow regulators for all flows f such that d f < d.
The example in Appendix G shows that it is possible to have equality in Eq.(52) for a flow with d f < d. In other words, interleaved regulation "comes for free" only for the overall worst-case delay across all flows; for the flows that have a worst-case delay less than the overall worst-case, there might be an increase, up to the overall worst-case delay. We can also easily establish a stronger, per-packet inequality. Consider one flow of interest, say f , and observe only the packets of this flow as they go through the configuration in Figure 3 . The output sequence (E f , L f ) is Π f -regular and the minimal interleaved regulator is FIFO for this flow (since it is globally FIFO). Therefore, the minimal interleaved regulator is also a per-flow regulator for flow f , though probably not minimal. It follows that E n ≥ E n whenever packet n belongs to flow f . Since this holds for every flow f , it follows that
In other words, the minimal interleaved regulator cannot beat the per-flow regulator. The example in Appendix G shows that, in general, the above inequality is strict for a non empty set of packets.
D. Application to FIFO Per-Class Networks
This result is quite important for networks that do per-class scheduling as it shows that it is possible to avoid the burstiness cascade while keeping only FIFO queues. Following [15] , assume that we place one minimal interleaved regulator per switch input port and per traffic class, before the input to a queuing point, as illustrated in Figure 5 . The above theorem can then be applied, where the FIFO system S is the upstream node that feeds the interleaved regulator. Note that in the usptream node, there are other flows that are not fed to the interleaved regulator. Thus, more precisely, the FIFO system S can be defined as the system that transforms the multi-flow packet sequence consisting in all packets of all flows that come from the upstream node.
When computing end-to-end delay bounds, minimal interleaved regulators can then be ignored, since, by the above theorem, their delay can be absorbed into the previous node delay. This holds for any valid delay bounds, because Theorem 5 is about the worst-case delay. Furthermore, since the input flows to any queuing point is the output of an interleaved regulator and thus is regulated, delay and backlog bounds can be computed using network calculus computations; see [27] for a detailed example.
TSN assumes that every source satisfies what we call here the "TSN packet rate regulation" rule in Eq.(36). Therefore, Fig. 5 .
Use of Interleaved Regulators as proposed by [15] . Minimal interleaved regulators are inserted before the output port schedulers. The figure assumes that there is only one traffic class; at output port k there is one minimal interleaved regulator (such as IRi, k and ITj, k) per input port. in a TSN network, it would be consistent to use a minimal interleaved regulator where the regulation rule for every flow is "TSN packet rate regulation" (rather than LRQ or leaky bucket, as is currently proposed by UBS). Observe however that the "TSN packet rate regulation" is complex to implement in a regulator, as it requires remembering the dates at which the most recent packets were sent. A simpler alternative is to replace it with the "packet burstiness" constraint (Section III-D), which requires storing only one counter per flow.
VI. CONCLUSION
Motivated by the Urgency Based Scheduler of [15] , we have introduced a new theory of traffic regulators that is able to explain the "reshaping-for free" property of minimal regulators, and can be extended to interleaved regulators, which handle multiple flows in a single FIFO queue. This theory extends the existing, non compatible theories of g-regulators and arrival curve constraints, and also sheds some light on their relationship. It also gives a practical means to avoid burstiness cascades in per-class FIFO networks.
In future research, it might be interesting to explore the service guarantees offered by minimal regulators. Indeed the packetized greedy shaper, which is the minimal regulator for an arrival curve constraints, offers a service guarantee in the form of a service curve (a min-plus concept). Similarly, Chang's minimal g-regulator is a g-server (the max-plus counterpart of a service curve element). Since Pi-regulation subsumes both arrival curve constraints and g-regulation, it will be interesting to find ways of expressing the service guarantees offered by the minimal Pi-regulator and the minimal interleaved regulator.
APPENDIX
A. Proof of Lemma 1
• ⇐ is Eq.(8).
, the conclusion follows from Eq.(9). Else we have t = f ↓ (x). For any s > t,
we have f (s) ≥ x by Eq. (9) . Therefore lim s→t,s>t f (s) ≥ x. Since f () is right-continuous, lim s→t,s>t f (s) = f (t).
B. Proof of Lemma 2
We do the proof for the statement f ↓ = (f + ) ↓ . The proof for f ↑ = (f − ) ↑ is exactly similar and is left to the reader.
C. Proof of Lemma 3
We do the proof for the statement (f ↑ ) − = f ↓ . The proof for (f ↓ ) + = f ↑ is exactly similar and is left to the reader.
We can rewrite the definitions in Eq.(5) and Eq. (6) as
Therefore, using associativity of sup:
where the last equality is by Eq.(54).
D. Proof of Theorem 1 • 1)⇒ 3):
Consider some packet numbers 1 ≤ m ≤ n. If m = n then 3) trivially holds because σ ↓ (0) = 0. Assume now that m < n. Let T () be the arrival time function defined by Eq. (19) . Take y = L 1 + ... + L n − with 0 < ≥ L n and x = L 1 +...+L m . Because L n is integer, we have T (y) = A n and T (x) = A m .
By [20] , the max-plus traffic envelope condition Eq.(20) also holds. Thus
Take the limit of the above equation as → 0 and obtain
By Lemma 3, (σ ↑ ) − = σ ↓ , which concludes this part of the proof.
• 3)⇒ 2): Consider some packet numbers 1 ≤ m ≤ n. If m = n then 2) trivially holds because σ(0) ≥ 0 and σ + (0) ≥ 0. Assume now that m < n. Eq.(21) follows from Lemma 1 applied to f () = σ + ().
• 2)⇒ 1): 
We must also have
and thus A n − A m < t − s; by Eq.(11)
This concludes the proof in this case. Case 3: s ∈ A and t ∈ A. Thus s = A m for some m. Let n be the largest packet number such that A n < t. We have therefore
The rest of the proof in this case is as in Case 2. Case 4: s ∈ A and t ∈ A. Thus t = A n for some n. Let m be the smallest packet number such that s < A m . We have therefore
where the last inequality is by Eq.(21). Now s) , which concludes the proof in this case. Case 5: s ∈ A and t ∈ A. Thus s = A m and t = A n for some m ≤ n. We have therefore
If m = n then R(t) − R(s) = 0 and Eq. (18) is trivially verified. We can therefore assume m < n. It follows that
By Eq.(21)
Part 2: with simultaneous arrivals. We now allow simultaneous arrivals in the flow (A, L). We assume that there is a finite number of packet arrivals in every bounded interval. Indeed, if this does not hold, the conditions in the theorem are false and the equivalence holds.
We derive from (A, L) another packet sequence, (A , L ) obtained by aggregating all packets that arrive at the same time under (A, L). Formally, (A , L ) is defined by:
Note that L n is finite for every n by our assumption and L n is the sum of all packet sizes of all packets that arrive at the same instant. Note that A ∈ F inc and there are no simultaneous arrivals in the flow (A , L ).
We next show that, for i = 1, 2, condition i of the theorem holds for (A, L) if and only if it holds for (A , L ), which will conclude the proof. Condition 2): Assume first that Condition 2) holds for (A, L). Consider some fixed m , n ∈ N + and let m be the index of the first packet such that A m = A m and n the index of the last packet such that A n = A n . We have
and A n − A m = A n − A m . Since Eq.(21) holds for (A, L), it follows that it also holds for (A , L ).
Conversely, assume that Condition 2) holds for (A , L ) and consider some fixed m, n ∈ N + . Let Define and m , n by A m = A m and A n = A n . We have
and A n − A m = A n − A m . Since Eq.(21) holds for (A , L ), it follows that it also holds for (A, L).
This concludes the proof in this case.
E. Proof of Theorem 2
1) We first prove that the system defined by D 1 = A 1 and Eq.(44) is a Π-regulator. We obviously have D n ≥ D n−1 i.e. D ∈ F inc and D n ≥ A n for all n ∈ N + thus this is a FIFO system. Also D n ≥ Π(D, L) n by construction.
2) Next, we show by induction that D n ≥ D n . Base Step: We have
LetD be the sequence defined byD m = D m for 1 ≤ m ≤ n − 1 andD m = −∞ for m ≥ n. We have D ≥D by induction hypothesis and by Condition C4, Π(D , L) ≥ Π(D, L). By Condition C2, Π(D, L) n = Π(D , L) n . Therefore Π(D , L) n ≥ Π(D, L) n . But since D is Π-regular, we also have D n ≥ Π(D , L) n . Thus
because the Π-regulator is a FIFO system. Combining the last two inequalities gives
3) If D = A then since D is Π-regular by 1) obviously A is Π-regular.
Conversely, if (A, L) is Π-regular then the identity system, which maps (A, L) into itself, is a Π-regulator for this flow. By item 2), we have D ≤ A. But since D ≥ A by construction it follows that D = A.
F. Proof of Theorem 4
1) We first prove that the system defined by D 1 = A 1 and Eq.(49) is an interleaved regulator. We obviously have D n ≥ D n−1 i.e. D ∈ F inc and D n ≥ A n for all n ∈ N + thus this is a FIFO system. Also by construction 
which shows that D f ≥ Π f D f , L f for every flow f , i.e. every flow at the output is Π f -regular.
2) Next, we show by induction that D n ≥ D n . Base Step: We have D 1 = A 1 ≤ D 1 because the interleaved regulator is a FIFO system. Induction
Step: Assume D m ≥ D m for 1 ≤ m ≤ n − 1. LetD be the sequence defined byD m = D m for 1 ≤ m ≤ n − 1 andD m = −∞ for m ≥ n. We have D ≥D by induction hypothesis and thus D Fn ≥D Fn . By Condition C4, Π Fn (D Fn , L Fn ) ≥ Π Fn (D Fn , L Fn ). By Condition C2, Π Fn (D Fn , L Fn ) I(n) = Π Fn (D Fn , L Fn ) I(n) . Therefore Π Fn (D Fn , L Fn ) I(n) ≥ Π Fn (D Fn , L Fn ) I(n) . But since D is Π Fn -regular, we also have D n = (D Fn ) I(n) ≥ Π Fn (D Fn , L Fn ) I(n) . Thus
because the interleaved regulator is a FIFO system. Combining the last two inequalities gives D n ≥ max A n , D n−1 , Π Fn (D Fn , L Fn ) I(n) = D n (86) 3) Since the system is an interleaved regulator by item 1, every flow f in the output sequence is Π f regular. Thus, if D = A, the input is equal to the output and every flow f in the input sequence is also Π f regular.
Conversely, if every flow in (A, L, F ) is Π f -regular then the identity system, which maps (A, L, F ) into itself, is an interleaved regulator for this packet sequence. By item 2), we have D ≤ A. But since D ≥ A by construction it follows that D = A.
G. A Numerical Example
We choose per unit values where 1 data unit = 1200 bytes and 1 time unit = 12μsec. Consider a scenario with 2 flows. For flow 1, all packets have length equal to 2 data units, and for flow 2 it is 1 data unit. Flow 1 is subject to a packet spacing regulation with τ 1 = 5 time units and flow 2 to a packet spacing regulation with τ 2 = 10 time units.
We use the notation of Indeed the odd packets of flow 1 are not delayed by the minimal interleaved regulator, but the even packets are delayed because they arrive too early with respect to a spacing constraint of 5 time units. Packets of flow 2 are delayed because they stand behind the even packets of flow 1. For flow 1, the worst-case delay at the combination of S and the interleaved regulator is d 1 tot = 5 time units and for flow 2 it is d 2 tot = 5 time units as well. The overall worst-case delay is d tot = d = 5 time units. The overall worst-case delay is not increased by the minimal interleaved regulator, but the worstcase delay of flow 2 is increased.
The output of the bank of per-flow regulators is (E , L, F ) with E = (5, 10, 8, 15, 20, 18, 25, 30, 28, ...) The difference with the interleaved regulator is that packets of flow 2 are not delayed (as a result, the bank of per-flow regulators is not globally FIFO). For packets of flow 2 we have E n < E n .
